Ju-Wan Lee, Min-Kyu Jeong, Byung-Gook Park, Hyungcheol Shin, and Jong-Ho Lee, “3-D stacked NAND flash memory having lateral bit-line layers and vertical gate,” Silicon Nanoelectronics Workshop, pp. 93-94, Jun. 2012