Jongsu Kim, Hyungwoo Ko, Hyunbae Jeon, Myounggon Kang and Hyungcheol Shin, “Design Guideline for 5 nm node Nanowire FET Considering Parasitic Resistance and Capacitance”, 20th International Vacuum Congress, 2016.