바로가기 메뉴
본문 바로가기
푸터 바로가기
TOP

 

Design and Optimization of Two-bit Double Gate Nonvolatile Memory Cell for Highly Reliable Operations

기간

June 12-13, 2005

참가자

Seongjae Cho, Il Han Park, Tae Hun Kim, Jae Sung Sim, Ki-whan Song, Jong Duk Lee, Hyungcheol Shin and Byung-Gook Park

대회명

IEEE 2005 Silicon Nanoelectronics Workshop, Kyoto, Japan

Seongjae Cho, Il Han Park, Tae Hun Kim, Jae Sung Sim, Ki-whan Song, Jong Duk Lee, Hyungcheol Shin and Byung-Gook Park, “Design and Optimization of Two-bit Double Gate Nonvolatile Memory Cell for Highly Reliable Operations,” IEEE 2005 Silicon Nanoelectronics Workshop, Kyoto, Japan, pp. 36-37, June 12-13, 2005