Device Optimization of Nano-Plate Transistors for 3.5 nm Technology Node - DRL

바로가기 메뉴: 본문 바로가기; 푸터 바로가기

서울대학교

사이트맵

TOP

Home · Device Optimization of Nano-Plate Transistors for 3.5 nm Technology Node

Home · Device Optimization of Nano-Plate Transistors for 3.5 nm Technology Node

Device Optimization of Nano-Plate Transistors for 3.5 nm Technology Node

저자

Juhyun Kim, Myounggon Kang, Jongwook Jeon, and Hyungcheol Shin

저널 정보

Journal of Nanoscience and Nanotechnology

출간연도

2019

링크